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Abstract 
The standard method of extracting a carrier 
effective mobility from electrical measurements 
on MOSFETs is reviewed and the assumptions 
implicit in this method are discussed.  A novel 
technique is suggested that corrects for the 
difference in drain bias during IV and CV 
measurements.  It is further shown that the lateral 
field and diffusion corrections, which are both 
commonly neglected, in fact cancel.  The 
effectiveness of the proposed technique is 
demonstrated by application to data measured on 
a quasi- planar SOI MOSFET at 300 K and 4 K.  
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1. Introduction 
The operation of a silicon MOSFET requires 
charge carriers to travel between its source and 
drain contacts, so any scattering of these carriers 
will limit the performance.  The degree of carrier 
scattering can be quantified through the carrier 
mobility, which is proportional to the time 
between scattering events and represents the 
ability of a carrier to be accelerated in an electric 
field.  By comparing the experimental mobility 
with model calculations over a range of carrier 
densities (or gate voltage Vg) and temperatures it 
is possible to work out which scattering 
mechanism are dominant in each region.  
However, the carrier mobility is not directly 
measured, but must be correctly extracted from 
the experimental data. 
For bulk Si MOSFETs the effective mobility μeff 
has been extracted from numerous devices and 
found to follow a universal curve that depends 
only on the vertical electric field (Eeff) across the 
channel.  As devices are scaled down to reduce 
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the carrier transit time there is a need for tighter 
electrostatic control, which results in and 
increase in Eeff and a decrease in the effective 
mobility.  Furthermore, access resistance has to 
be kept low, to avoid RC time constants limiting 
device switching speed, which entails heavy 
doping in the source and drain regions and also 
increases carrier scattering.  This means that 
conventional scaling results in a significant drop 
in carrier mobility in small devices.   
Beyond simple scaling, significant progress has 
been made in achieving electrostatic control 
through multiple gates and fabrication of 
MOSFETs on SOI.  Similarly, developments in 
high-k gate dielectrics have led to reduced 
effective oxide thicknesses and smaller gate 
voltages, but at the cost of further scattering at 
the channel-gate dielectric interface.  In each 
case it is important to know how the carrier 
scattering has changed and which factors limit 
the mobility.  However, there are many pitfalls in 
extracting μeff from a fabricated device that can 
lead to erroneous conclusions.   
In this paper we will discuss some commonly 
neglected corrections that should be applied 
when extracting the effective mobility of a 
MOSFET.  We will propose a simple approach 
to correct the major source of error and show that 
others in fact cancel out.  Finally, the method 
will be applied to data from wide finFETs at 
room temperature and 4 K. 
2. Review of conventional approach 
We will begin by following the usual method of 
extracting μeff for a MOSFET and identifying 
four sources of error.  The effective mobility is 
commonly obtained by measuring the 
conductivity, from the drain current Id at a drain 
bias of Vd, and dividing by the inversion charge 
density Qinv using 
d
eff
d inv
IL
W V Q
µ =  (1) 
where W is the device width and L the channel 
length.   
The 1st source of error is the value of inversion 
charge used.  
The inversion charge density is often simply 
calculated as ( )inv ox g tQ C V V WL= −  where Cox is 
the measured oxide capacitance and Vt is the 
(often ill defined) threshold voltage.  Improved 
accuracy can be obtained by using the split CV 
(capacitance-voltage) method [1], and integrating 
the measured gate-channel capacitance ( )gcC V  
to find the charge in the channel 
( ) ( )1 gVinv g gcQ V C V dVWL −∞= ∫  (2). 
Eq. (2) assumes that surface states, or significant 
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charge trapping in the dielectric, do not affect the 
measurement of Cgc. Thus, the most commonly 
used expression to extract μeff for a MOSFET is 
2
g
d
eff V
d gc
L I
V C dV
µ
−∞
=
∫
 (3) 
Equation (3) can also be expressed by replacing 
d dI V  with the drain conductance ddd dVdIg =  
( )
2
g
d
eff g V
gc
L gV
C dV
µ
−∞
=
∫
, (4) 
but clearly this will lead to discrepancies where 
the conductivity is non-linear. 
The 2nd source of error is in combining data 
obtained with a different drain bias.  
During the measurement of Id a fixed drain bias 
Vd is applied, while the gate voltage is swept 
from below threshold to strong inversion.  
However, the inversion charge is usually 
measured from a CV scan with zero drain bias.  
This can lead to significant errors as the presence 
of a drain bias changes the charge distribution in 
the channel.   
Ideally the conductivity would be measured at 
very low bias, but then noise is an issue so many 
( )d gI V  measurements use Vd = 50 mV [2,3,4] 
and in some cases 100 mV [5] or larger which 
creates a non-uniform channel.  Alternative CV 
techniques have been devised that measure the 
gate-to-drain and gate-to-source capacitances 
separately whilst biasing the substrate and the 
source to create the same conditions as in the 
( )d gI V  measurement [6,7].  Modeling the 
channel as a transmission line network has also 
been employed with high frequency AC 
admittance measurements [8].  In each case, the 
measurement configurations are cumbersome 
and cannot be used for SOI devices that do not 
have a substrate contact. 
In the next section, we will demonstrate a new 
and simple technique to extract either 
d dI V  or 
ddd dVdIg =  at Vd = 0 V , without resorting to 
elaborate measurement procedure, and combine 
this with an inversion charge from using the 
normal split CV setup [1]. 
There are, however, two further sources of error 
that should first be addressed by recapitulating 
the full expression for the drain current in an 
nMOSFET, which is composed of both drift and 
diffusion contributions [9] 
inv
d inv eff x
dQI W Q E D
dx
µ= −  (5) 
where Ex is the electric field a distance x along 
the channel and D is the diffusion coefficient. 
The 3rd source of error is in neglecting the 
diffusion term in the drain current.  
Although the diffusion term can be safely 
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neglected before pinch-off, after that point all 
conduction at the drain end of the channel is by 
diffusion. Similarly the drain current is 
dominated by diffusion in the sub-threshold 
region.  The diffusion coefficient is given by the 
well known Einstein relation qD effd /µε= , 
where q is the electronic charge and dε  is the 
diffusion energy [10]. For single subband 
occupancy, , 
( )( ) ( ){ }0 0/ /1 ln 1F FE E kT E E kTd kT e eε − − −= + +  with EF 
being the Fermi energy, and E0 the first sub-band 
minimum.  This reduces to kTd =ε  in weak 
inversion and
0d FE Eε = −  in strong inversion.  
The 4th source of error is in assuming the drain 
voltage is dropped linearly along the channel.  
It is often assumed that the lateral field is 
constant i.e., Ex = Vd/L, but this will not be the 
case in short channel devices, especially near to 
the source.   
Providing Vd tends to zero, Sodini et al.[11] 
suggest these last two errors can be corrected for 
by making use of  
( )x g dE F V V L= , (6) 
and 2
)(
WL
VFVC
dx
dQ gdoxinv −= . (7) 
Using Eqs. (5-7) we may write 
( )d d d oxeff g invI V CF V QW L q WL
ε
µ
 
= + 
 
 (8) 
And including the correct expression Eq. (2) for 
Qinv 
( )
( )
2
g
d d
eff V
d
g gc ox
I V L
F V C dV C
q
µ
ε
−∞
=
 
+ 
  
∫
 (9) 
Although Eq. (9) is simple enough, it was not 
explicitly stated in the original paper by Sodini et 
al.[11]. They did state that the two corrections 
have a “canceling effect”, but again did not show 
this explicitly.  Unfortunately, Sodini et al.’s 
expression for F(Cgc/Cox), which was originally 
derived for bulk MOSFETs, gives unphysically 
large values of the mobility in the present case.  
More recently Zebrev and Gorbunov [12] have 
given a drift diffusion model for a fully depleted 
SOI MOSFET, from which 
1
1 ox d
inv
CF
qQ WL
ε
β
−
 
= + 
 
, (10) 
where ( )BOXSox
BOXS
CCC
CC
+
+= 1β  and CS, CBOX 
and Cox are the capacitance of the silicon body, 
buried oxide and gate oxide respectively.   
In the case where Cox >> CBOX, CS, and hence 
β = 1, it can easily be seen by substituting 
Eq. (10) into Eq. (8), that any variation in the 
lateral field Ex is exactly compensated for by the 
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diffusion term, leaving the original “uncorrected” 
Eq. (3).  However, the particular capacitance 
values must first be assessed to check β = 1 
before making this assumption. 
3. Proposed, improved approach 
Following the above discussion we propose a 
new and simple technique to extract the effective 
mobility.  The inversion charge is measured as a 
function of gate voltage using the normal split 
CV setup [1].  We then measure sets of ( )d gI V  
for different drain biases and perform linear 
regression to obtain the limiting value of either 
Id/Vd or ddd dVdIg =  at Vd = 0 V.  The approach 
is somewhat different in the regions of sub-
threshold and strong inversion: 
The drain current in sub-threshold is due to 
diffusion and given by 
0 1
dqV
kT
dI I e
− 
= − 
 
 (11) 
So 0
dqV
d kT
d
d
dI qg I e
dV kT
−
= = , (12) 
or 0ln( ) lnd d
q qg V I
kT kT
 = − +  
 
 (13) 
Hence a plot of ln(gd) against Vd, at a particular 
gate voltage, is a straight line with the intercept 
yielding ( ) ( )0, 0d g d gg V V I V q kT= = . Note that 
in the limit of small Vd Eq. (11) reduces to 
0d dI I qV kT= , so d dI V  is numerically equal to 
dg  in the limit of 0dV = .  The predicted slope of 
–q/kT can be used to check the extraction is 
valid.  Beyond threshold the drift term becomes 
dominant and the slope of the semi-log plot will 
be seen to deviate from –q/kT.  In the strong 
inversion region, plots of Id/Vd against Vd for 
given gate voltage yield straight lines with the 
obvious intercepts of Id/Vd at Vd = 0V. 
4. Measurements on finFET devices 
To test the suggested methodology the various 
corrections are applied to a finFET of width 
1.87 μm, at 300 K and 4 K.  In research, wide 
finFETs (quasi-planar) serve as controls in 
comparing their narrow fin counterparts with 
standard top-gated MOSFETs.  N-channel 
finFETs were fabricated at NXP Semiconductors 
on Si(100) substrates, with 145 nm buried SiO2 
and 65 nm SOI with a doping of 1015cm-3.  Fins 
were defined in the <110> direction with (110) 
sidewall surfaces and a (100) top surface.  The 
gate stacks consisted of 1 nm thermal SiO2 
followed by metal organic chemical vapour 
deposition of 2.3 nm Hf0.4Si0.6O and 5 nm TiN 
deposited by plasma enhanced atomic layer 
deposition. After gate patterning, As extensions 
were implanted and spacers formed.  Access 
resistance was reduced with 40 nm Si selective 
  
6 
epitaxy. As+P highly doped drain implantation 
and NiSi were used for source/drain contacts 
with a spike anneal at 1050oC to activate the 
dopants.  A cross sectional TEM image of a 
device with a fin width of 13 nm is shown in 
Fig. 1. Additional details can be found in 
[13][14]. 
 
Figure 1: Cross sectional TEM image of a 13nm 
finFET after full device processing.[14] 
In this work a quasi-planar device was 
investigated consisting of 10 parallel fins, each 
of width (Wfin) 1.872 μm, height (Hfin) 65 nm and 
length (L) 10 μm.  The effective width is given 
by Weff = 10*(2Hfin+Wfin) = 20µm. We measured 
Id(Vg) for drain biases in the range Vd = 5–
100 mV and Cgc(Vg) at a frequency of 100kHz 
both at 4K and 300K.  We found that the access 
resistance was indeed negligible compared to the 
channel resistance for these long channel 
devices.  However, at large gate voltage the 
measured drain current is reduced (Id0 in Fig. 2) 
due to gate leakage.  This has been corrected for 
by adding back the gate leakage current Ig using 
20 gdd III +=  (as half the leakage current is to 
the source, half to the drain and body leakage can 
be ignored in the SOI structure) [15].  Figure 2 
shows how this removes the apparent drop in 
drive current at high gate voltage. 
Gate Voltage (V)
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Figure 2: Gate leakage correction: Id0 and Ig are 
the measured drain and gate leakage currents, Id 
is the corrected drain current. 
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Figure 3: Corrected Id(Vg) data for a range of 
drain biases at 300 K. 
Figure 3 shows the leakage corrected ( )d gI V  at 
room temperature for a range of drain bias 
voltages.  The conductivity at zero bias can now 
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be extracted for any chosen Vg.  Figures 4 and 5 
show examples of the regression used in sub-
threshold, at Vg = 0.225 V, and in strong 
inversion at Vg = 0.70 V, respectively.   
Vd (V)
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EEff = 1.2x10
-3MV/cm
 
Figure 4: Semi-log variation of drain 
conductance gd with drain bias in the sub-
threshold region (Vg = 0.225 V), enabling 
gd(Vd = 0) to be extracted as the intercept. 
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Figure 5: Variation of drain current with bias in 
strong inversion (Vg = 0.70 V) from which the 
zero bias conductance can be extrapolated. 
In each case we see the predicted straight line 
behavior and are able to extract a conductance 
value for zero bias.  Fig. 4 has the correct slope 
of -38 V-1 and typical regression coefficients are 
better than 0.98, indicating high accuracy.  Note 
that the conductance in strong inversion (where 
channel mobility is often reported) is already 8 % 
lower at the standard measuring bias of 
Vd = 50 mV than at zero bias. 
We have also performed these measurements at 
low temperatures (4 K), where fewer scattering 
mechanisms need to be considered making the 
mobility results simpler to interpret, and again 
obtain good linear fits from which to extract zero 
bias conductivity values. 
5. Carrier mobility in finFET devices 
Having extracted the zero bias conductance 
values corresponding to each inversion charge 
density the electron mobility can be calculated 
with the first two errors corrected, as shown in 
Fig. 6 for the 4 K data as a function of Qinv.  The 
large suppression of inferred mobility at higher 
drain bias can clearly been seen, especially at 
low density, confirming the necessity of 
extrapolating to Vd = 0 V. 
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Figure 6: Extracted mobility at 4 K, showing the 
effect of increasing drain bias from 10 mV (▲) 
to 100 mV (+). 
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Figure 7: 4 K mobility values: uncorrected 
(broken line) and including corrections for drain 
bias only (squares), drain bias and diffusion 
(triangles), drain bias, diffusion and Ex-field 
(solid line). 
Next we consider the additional corrections that 
arise from including carrier diffusion and non-
uniform electric field along the channel.  In order 
to consider the diffusion correction over the full 
range of gate biases we have calculated the 
Fermi energy in the quasi-2D electron gas, (the 
inversion layer) using a Poisson-Schrödinger 
simulator [16,17].  Figure. 7 shows how this 
diffusion correction reduces the mobility values 
extracted, particularly at high density, and how 
the further correction for non-uniform field 
exactly cancels this effect at all gate voltages. 
A similar procedure has been followed for 
the room temperature data, shown in Fig. 8.   
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Figure 8: Mobility extracted from room 
temperature data, showing the effect of the 
various corrections as in Figure 7.  
An interesting feature of the 300 K mobility is 
the sharp peak near threshold.  Iyengar et al.[18] 
have seen this on the top surface of their finFETs 
with HfSiO gate dielectric, but offer no physical 
explanation.  This pronounced peak is only 
observed in our wide quasi-planar finFETs 
(Wfin > 65 nm) and not for the devices with 
narrow fins.  The magnitude of the peak is also 
very sensitive to variations in Qinv.  In the present 
case, the steep drop to the left of the peak in 
Fig. 8 is at least partially due to trapping 
processes that affect the CV measurement [19] 
and may be obviated by inversion charge 
pumping [20].  The fully corrected mobility 
values at 300 K and 4 K (solid lines from Figs. 7 
and 8) are compared in Fig. 9.  This shows that 
the anomalous peak at low density in the room 
temperature mobility leads to a higher mobility 
in that region for 300 K than at 4 K, contrary to 
all usual expectations.  We do not currently have 
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an explanation for this either, but suspect that it 
may be related to the inversion charge density 
measurement close to threshold and suggest 
further work on this is required. 
E-Field MV/cm vs Mob + Vd + Diff + E 
E-Field (MV/cm) vs Mob + Vd + Diff + E 
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Figure 9: Comparison of the fully corrected 
mobility at 300 K and 4 K in a wide finFET. 
6. Conclusion 
Accurate mobility extraction is essential for 
assessing the benefits to be gained from novel 
device architectures and use of “high-mobility” 
channel materials, such as strained silicon or 
germanium.  It is also vital to understand the 
relationship between experimentally extracted 
quantities and those used in device modeling.  
The usual method of mobility extraction has 
tended to ignore the difference in drain bias 
during IV and CV measurements.  Whilst 
previous attempts to accommodate this have 
resulted in elaborate measurement techniques, 
we suggest a novel method to correct for the 
drain bias in the IV measurements so that the 
effective mobility is essentially extracted at zero 
drain bias.  Furthermore, corrections for a non-
uniform electric field in the channel and for the 
diffusion contribution to the drain current have 
been considered.  Although these individually 
have a significant effect, when applied in 
combination they are shown to exactly cancel for 
the whole gate voltage range.  Consequently 
provided that one is ignored they both can be!  
The methodology has been applied to extract 
effective mobility from experimental data on an 
SOI quasi-planar finFET, both at room 
temperature and 4 K.  This has demonstrated that 
a drain bias of only 50 mV has a significant 
effect on the values obtained.  Finally, we 
suggest that the drain bias correction can, and 
should, also be applied to ordinary bulk 
MOSFETs.  
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